

LAZY REFERENCE COUNTING FOR THE MICROGRID

RAPHAEL 'KENA' POSS
UNIVERSITY OF AMSTERDAM, THE NETHERLANDS

INTERACT WORKSHOP, NEW ORLEANS, FEB 25TH 2012
CO-LOCATED WITH HPCA 2012



AUTOMATIC GARBAGE COLLECTION

- Common in **productivity** languages
- **Deferred** garbage collection
 - e.g. mark-and-sweep
 - may be asynchronous and / or incremental
- **Non-deferred** garbage collection
 - i.e. **reference counting**
 - **needed to decide reuse of large, shared data**
 - on-chip RC usually based on **memory atomics**

EXAMPLE USE OF REFERENCE COUNTING

Array comprehension in Single-Assignment C:


```
B = with { ([3,0] <= iv < [5,4]) : iv[0] + iv[1];  
          ([0,4] <= iv < [5,6]) : A[iv]; } : genarray( [5,6], 0)
```

$$B \leftarrow \begin{pmatrix} 0 & 0 & 0 & 0 & A[0, 4] & A[0, 5] \\ 0 & 0 & 0 & 0 & A[1, 4] & A[1, 5] \\ 0 & 0 & 0 & 0 & A[2, 4] & A[2, 5] \\ 3 & 4 & 5 & 6 & A[3, 4] & A[3, 5] \\ 4 & 5 & 6 & 7 & A[4, 4] & A[4, 5] \end{pmatrix}$$

If $RC(A) > 1$, must allocate and copy space for B

If $RC(A) = 1$, can reuse the space - saves 33% time


REFERENCE COUNTING USING MEMORY ATOMICS



MANY-CORE CHIPS

- Today: 10s of cores, tomorrow: 100+, 1000+?
- **Global cache coherency is expensive**
- Future chips will probably feature
 - Distributed memories
 - Explicit cache control
 - **Weakly coherent cache networks**
- Cross-chip memory atomics will be expensive, may not even be available!


MICROGRIDS OF D-RISC CORES



- D-RISC cores: hardware multithreading + dynamic dataflow scheduling


- fine-grained threads: 0-cycle thread switching, <2 cycles creation overhead
- ISA instructions for creation, synchronization and communication
- dedicated hardware processes for asynchronous bulk creation and synchronization

EXAMPLE 128-CORE MICROGRID



- Separate memory and control NoCs
- Weak coherency: cache updates only propagated upon bulk creation and termination of threads
- no support for atomics

LAZY REFERENCE COUNTING




Asynchronous requests: no wait time for incrc/decrc
Less bandwidth required: requests smaller than cache line

2D FFT (PART OF NAS FT)


- Danielson-Lanczos algorithm: recursive decomposition of even- and odd-indexed elements.
- Implementation explained in
Grelck, C., Scholz, S.B.: **Towards an Efficient Functional Implementation of the NAS Benchmark FT**. In: Proc. 7th International Conference on Parallel Computing Technologies (PaCT'03), Nizhni Novgorod, Russia. LNCS, vol. 2763, pp. 230–235. Springer (2003)
- Running on regions of a 128-core Microgrid, 1GHz D-RISC (64-bit) cores.

128 × 128 FFT


SEQUENTIAL EXECUTION



Without reference counting:
less reuse opportunities,
time wasted allocating and
copying data



With reference counting:
array data area reused when
possible




Multithreaded on 1 core
16% overhead from thread
management

256 × 256 FFT

PARALLEL EXECUTION

Execution on 1 cores




time (nanoseconds, or cycles @ 1GHz)

256 × 256 FFT

PARALLEL EXECUTION

Execution on 2 cores




time (nanoseconds, or cycles @ 1GHz)

256 × 256 FFT

PARALLEL EXECUTION


Execution on 4 cores



256 × 256 FFT

PARALLEL EXECUTION

Execution on 8 cores




time (nanoseconds, or cycles @ 1GHz)

256 × 256 FFT

PARALLEL EXECUTION

Execution on 16 cores




time (nanoseconds, or cycles @ 1GHz)

256 × 256 FFT

PARALLEL EXECUTION

Execution on 32 cores




time (nanoseconds, or cycles @ 1GHz)


256 × 256 FFT

PARALLEL EXECUTION

Execution on 64 cores



AMDAHL'S LAW AT THE REFERENCE COUNTERS



Overall scalability constrained by
max throughput of RC operations at counter location

FEEDBACK TO THE HARDWARE ARCHITECT

- **Network ordering:** must preserve relative order from issue thread to target counter location
 - OK with X/Y routing
- **Latency:** performance advantage only if latency of an asynchronous creation $\leq$ latency of cache line migration
 - OK with separate memory / control NoCs

THANK YOU!
